Abstract
Introduction
Implementing reconfigurable hardware using FPGAs is a very active research direction. Quite a few FPGA reconfigurable systems have been developed for real applications. One important concern in FPGA reconfigurable systems is reconfiguration cost, which is normally proportional to the size of reconfiguration bitstreams. Previously, numerous techniques [1, 2, 3, 4, 5, 6, 7] have been presented to reduce FPGA reconfiguration cost at high level. In this work, we address the problem of minimizing reconfiguration data size at logic level. Techniques developed in this work can be combined with previous high level approaches to more efficiently reduce the size of FPGA reconfiguration data.
In many LUT-based FPGAs, configuration data are normally partitioned into frames [8, 9] . A frame is the minimum size of configuration data that can be read or written into FPGAs. This work proposes to permute LUT input orders such that memory bits that need to be altered during a reconfiguration are relocated into some common frames. Consequently, the number of reconfiguration frames is reduced. A novel problem formulation for this optimization problem is proposed in this paper. In addition, an efficient algorithm is developed to solve the formulated problem.
The platform used in our experiment is Xilinx Virtex architecture. Reconfiguration frames for Xilinx Virtex FPGAs are explained in the example depicted in Figure 1 . More details can be found in Virtex manuals [8, 9] . As shown in Figure 1 , a vertical column of FPGA real estate contains N LUTs, which belong to different CLBs. Because it has four address inputs, each LUT has 16 memory locations. These 16 memory locations of any LUT in the column belong to 16 different frames. In addition, each frame contains N bits, corresponding to the same memory locations in the N LUTs of the column. Since a frame is the smallest portion of configuration data that can be accessed by reconfiguration commands, the entire frame has to be written into the FPGA even if we just want to change a single bit of a LUT during partial reconfiguration. Although this arrangement seems to increase the size of bitstreams during partial reconfiguration, it actually lessens the burden of addressing each memory location. Consequently, it simplifies hardware design and reduces the size of reconfiguration bitstreams. The rest of the paper is organized as follows. Section 2 explains the proposed approach and describes the problem formulation. Section 3 presents a heuristic al-gorithm to solve the formulated problem. Section 4 discusses experimental results, and the paper is concluded in Section 5.
Preliminaries
The basic idea of the proposed approach is illustrated in the following example. Assume that a column of LUTs contains two LUTs, which are denoted as LU T 1 and LU T 2 . Also, we assume that functions implemented in both LUTs are altered during reconfiguration. The original and final functions of LU T 1 are A·(B+C) and A+B, respectively. Meanwhile, A · B + C and (A + B) · C are the original and final functions of LU T 2 . We use three-input LUTs in this example for a simple and clear demonstration. Also, the example assumes for simplicity in the explanation that the original and final functions of an LUT depend on the same set of variables.
In the first scenario, we assume input orders for both LUTs are {A, B, C}. Consequently, contents stored in both LUTs before and after reconfiguration are shown in Figure 2 . Labels C 1 and C 2 are used to indicate LUT data before and after reconfiguration. In addition, we use asterisks to mark memory locations whose contents are changed during reconfiguration. In this scenario, five frames need to be downloaded into the FPGA. However, if we change the input order for LU T 2 to {C, A, B}, we need download only three frames as illustrated in Fig Note that the output function of an LUT can be expressed either in terms of its logic input signals (A, B, C in Figures 2 and 3 ) or in terms of its address inputs (A 3 , A 2 , A 1 ). For the convenience of description, we refer to the function defined in terms of logic input signals as the logic function of the LUT. In addition, we name the function expressed in terms of LUT address inputs as LUT map- (A 2 + A 1 ) . The difference between logic function and mapping function is the following. The logic function of an LUT represents a cover of all the minterms of the function it implements. However, the mapping function of an LUT is a cover of all the memory locations that store logic 1. When permuting LUT inputs, we change LUT mapping functions but keep logic functions untouched. For example, LU T 2 has the same logic function in Figure 2 and 3. However, it has different mapping functions (A 3 · A 2 + A 1 in Figure 2 and Figure 3 , both before reconfiguration).
The following present formally the studied problem which relates the number of frames (that need to be downloaded into FPGAs during partial reconfiguration) to the number of minterms of a specially constructed logic function. This formulation allows us to take advantage of well-developed function manipulation procedures when tackling the problem of minimizing FPGA reconfiguration bitstreams. The following notations are used in our discussion.
• N is the number of LUTs in one column i can be obtained as follows. Assume that two circuits C 1 and C 2 will be implemented on an FPGA. C 1 is the original circuit and C 2 is the circuit derived from C 1 by performing partial reconfiguration. Using any available FPGA design tool, circuits C 1 and C 2 can be separately mapped into the same area of the FPGA layout. For any LUT, e.g. LU T i , located in the mapped area, two logic functions, denoted by f 
Note that the minterms of F i represent memory locations in LU T i that need to be altered to change the function implemented on LU T i from f
LUTi . From the previous discussion, we know that each minterm of F i will require a frame of configuration data. For a given LUT column, configuration frames that cover all the LUT locations that need to be altered can be calculated by performing union operation for all the difference functions of LUTs in the given column. This is:
When performing union operations, address inputs with the same name but located in different LUTs (e.g. A 1 of LU T i and LU T j ) will be treated as the same variable. This is valid because address inputs in LUT mapping functions serve the same purpose: they are used as coordinates to indicate memory locations that contain logic 1. The final function obtained from the union operation will depend on only four variables A 4 , A 3 , A 2 , A 1 . Hence, the problem of minimizing reconfiguration data is translated into a problem of finding proper input permutation orders for a set of logic functions (F i ) such that the number of minterms of function F is minimized.
Proposed solution
Using exhaustive enumeration method to solve the above formulated problem will be very time consuming since there are 24 N −1 possible combinations (assume that a column contains N LUTs; each LUT has four inputs and consequently results in 4! input permutations). To efficiently search optimal LUT input orders, this section presents a search procedure based on greedy algorithm. Its major steps are described in Figure 4 . It first constructs LUT difference functions (line 3) and, concurrently, finds the LUT that requires the least number of reconfiguration frames (lines 4 ∼ 8). The input order of the selected LUT will not be permuted, and is used as a reference when permuting other LUT input orders. Also, function MintermCount used in line 4 counts the number of minterms of its operand function. After the reference LUT is selected, the algorithm sequentially picks an unprocessed LUT and permutes its inputs. The permutation procedure is sketched from line 12 to 22. It exhaustively tries all the possible permutations and picks the one that results in the smallest increase on the number of minterms of the newly constructed union function (F tmp ). The time complexity of the proposed procedure is 24 · (N − 1), which is significantly smaller than the time complexity of the exhaustive enumeration method. 
Experimental results
The proposed search procedure has been implemented on the top of a Binary Decision Diagram (BDD) package [10] . In the experimental flow, we use ISCAS85 circuits as the initial circuits that are implemented on FPGAs before reconfiguration. The hardware platform used in our experiments is Xilinx Virtex 1000 device. In addition, Xilinx ISE design tool is used to map example circuits and generate configuration data.
Due to the lack of suitable partial reconfiguration benchmark circuits, we derive FPGA final circuits, which are to be implemented after partial reconfiguration, by performing random function modification on original circuits. In this process, we first define a set of functions, denoted by f 1 , f 2 , · · · f i , which depend on variables A 4 , A 3 , A 2 , A 1 . Then, we derive the final logic function for a selected LUT by performing either COMPOSE or INTERSECT operation with using the original LUT function and one function selected from f 1 , f 2 , · · · f i as operands. The COMPOSE and INTERSECT are function manipulation operations defined in the BDD package. The selection on operation (COMPOSE or INTER-SECT) and operand function (f 1 , f 2 , · · · f i ) is totally randomized.
For the formed FPGA circuits we generate reconfiguration data using Xilinx ISE design automation tool. Initially, we simply follow the traditional design flow without permuting LUT inputs. Then, we re-generate reconfiguration bits by using the proposed approach. We find the optimal LUT input orders and force the Xilinx design tool to keep such orders during the generation of reconfiguration data. The sizes of reconfiguration bitstreams obtained using the above two approaches are compared in Table 1 . It shows that around 15% reduction on the number of frames can be achieved by using the proposed method. In the experiment, we also vary the size of LUT column to provide more case studies. 
